Avago-technologies ACPL-P345-000E Uživatelský manuál

Procházejte online nebo si stáhněte Uživatelský manuál pro Hardware Avago-technologies ACPL-P345-000E. Avago Technologies ACPL-P345-000E User Manual Uživatelská příručka

  • Stažení
  • Přidat do mých příruček
  • Tisk
  • Strana
    / 9
  • Tabulka s obsahem
  • KNIHY
  • Hodnocené. / 5. Na základě hodnocení zákazníků
Zobrazit stránku 0
ACPL-P346/W346
Isolated Power MOSFET Gate Driver Evaluation Board
User's Manual
Quick Start
Visual inspection is needed to ensure that the evaluation board is received in good condition.
All part references are designated with sux a’ and b to indicate the lower and the upper inverter arms, respectively. If
part references are made without suxes, then they are valid for both upper and lower inverter arms (except R6, which
is shared).
Figure 1 shows the default connections of the evaluation board:
1. Q1 and Q2 are not mounted. Actual Power MOSFET can be mounted at either Q1 (for TO-220 package) or Q2 (for TO-
247 package) or connected to the driver board through short wire connections from the holes provided at Q1 or Q2.
2. D4 and R7 are not mounted (on solder side). A 12 V Zener diode footprint at D4 is provided to allow for a single DC
power supply of 15 V ~25 V to be applied across V
CC2
and V
EE
if needed. A virtual ground V
E
(at Source pin of Q1 or
Q2) can then be generated and it acts as the reference point at the source pin of each power MOSFET. V
CC2
will then
stay at 12 V above the virtual ground V
E
. R7 is needed to generate the bias current across D4.
3. S2 and S3 jumpers are shorted by default to connect V
E
to V
EE
, assuming that a negative supply is not needed. Note:
If a negative supply is needed, then S2 and S3 jumpers must be removed.
4. Bootstrap diode D3b and resistor R6 are connected by default. These two components are provided to help generate
V
CC2b
supply through bootstrapping assuming that V
CC2a
supply is available. Note: Bootstrapping supply works
only when Q1 or Q2 are mounted in a half-bridge conguration and turned on and o through proper PWM driving
signals.
5. S1 is shorted by default to ground the IN- (or LED-, the cathode of LED) pin when V
CC1
is supplied. This short can be
removed if IN- cannot be grounded.
6. Upper and lower arms of the inverter will have common V
CC1
(and GND1), a provision is made to allow V
CC1
to be
connected by solder between upper and lower inverter PCB portions (and GND1 on the solder side).
7. Provisions are also made to allow V
CC2
(and V
EE
) to be generated from V
CC1
through a DC/DC converter at IC2. When
this DC/DC converter is used, S2, S3 (and R6) should be disconnected.
Figure 1. Actual ACPL-P346/W346 evaluation board showing default connections
VCC1a and VCC1b (shorted)
GNDa and GNDb on solder side (also shorted)
S1 (shorted)
S2 (shorted)
S3 on solder side (also shorted)
R6 mounted (shorted)
V
CC1b
V
CC1a
Zobrazit stránku 0
1 2 3 4 5 6 7 8 9

Shrnutí obsahu

Strany 1 - User's Manual

ACPL-P346/W346Isolated Power MOSFET Gate Driver Evaluation BoardUser's ManualQuick Start Visual inspection is needed to ensure that the evaluatio

Strany 2

2Once inspection is done, the evaluation board can be powered up in ve simple steps. Figure 2 shows you how to test the top or the bottom half-bridge

Strany 3 - R05P212D/R8

3SchematicsFigure 3 shows the schematics of the evaluation board:NM1ACPL-P346NMNMNMNMVCC2bVEEb34561VCC2aVEEa3456249R130R249R130R4R7 1W4R7 1WLEDa+LED

Strany 4

4Practical connections of the evaluation board using a power MOSFET for an actual inverter test1. Solder actual power MOSFETs at Q1 (or Q2) for the t

Strany 5

5Application Circuit DescriptionThe ACPL-P346/ACPL-W346 is an isolated gate driver that provides 2.5 A output current. The voltage and high peak outpu

Strany 6 - Power Supply Schemes

6Using the BoardIt is easy to prepare the evaluation board for use. You just need to solder cables for DC supplies, have proper cables for HVDC+/HVDC-

Strany 7 - Table 1. Power Supply Schemes

7Table 1. Power Supply SchemesVcc1Vcc2aVeeaS2a S3aD4a/ R7a Vcc2bVeebS2b S3bD4b/ R7b Remarks1 +5 V External+12V~20V External0 V s/c s/c NM Bootstrapped

Strany 8 - Output Measurement

8Figure 7. Turn-o and Turn-on Gate waveforms of Q1a and Q1bFigure 6. Input LED signal and Power MOSFET Gate Voltage WaveformsFigure 6 also shows th

Strany 9 - AV02-4051EN - May 2, 2013

For product information and a complete list of distributors, please go to our web site: www.avagotech.comAvago, Avago Technologies, and the A

Příbuzné modely ACPL-P346-000E | ACPL-W345-000E | ACPL-W346-000E |

Komentáře k této Příručce

Žádné komentáře